AN ETCH HOLE-FREE PROCESS FOR TEMPERATURE-COMPENSATED, HIGH Q, ENCAPSULATED RESONATORS
INTRODUCTION
Silicon resonators have been shown to have excellent stability when properly encapsulated [1] and also very high quality factors. Lamé-mode resonators have near-zero thermoelastic dissipation (TED) losses and are known for their high f-Q products of ~1.5e13, believed to be limited by the Akhieser effect [2] . Holes in the device layer for oxide temperature compensation [3] or for device release are generally seen to cause a degradation in the quality factor through TED [4] .
To maintain a high f-Q product together with passive temperature compensation, the device silicon can be highly doped. Doping with either p-or n-type dopants has been seen to cause a reduction in the frequency-temperature dependence [5] [6] [7] [8] , with temperature turnover points previously demonstrated with n-type dopants. This paper demonstrates a similar turnover in highly boron-doped silicon, with a smaller second order temperature coefficient than typically achieved with n-type dopants. High f-Q products are preserved using a process that leaves no etch perforations within the Lamé-mode resonator, and is compatible with the clean, wafer-level epi-seal encapsulation process [9] .
FABRICATION
Good control of the doping concentration for a thick (tens of μm) device layer is desirable for manufacturable temperature compensated devices, and can be achieved by growing doped silicon epitaxially on a silicon-on-insulator wafer with a thin device layer. However, significant tensile stress is induced in the crystal for high doping concentrations as a result of the substitution of silicon atoms for smaller boron atoms, which translates to severe wafer bow and unprocessable wafers. To reduce the stress, it is key to note that the stress here arises from the mismatch of the average lattice constant between the seed and the grown layer. Hence, instead of starting with a lightly doped silicon-on-insulator (SOI) device layer and growing highly doped (p++) silicon epitaxially, it is important to first start with a highly doped device layer. This was achieved by first growing a thin (2.5 μm), p++ (~2e20cm -3 ) device layer on a sacrificial wafer and fusion bonding to create an SOI wafer with a 2 μm p++ device layer atop a 2 μm layer of buried oxide (Fig. 1a) . Vent holes (⌀ 0.6 μm) are defined in this thin layer, and vapor HF is then used to release the buried oxide under large devices (Fig. 1b) . Silicon migration and a thick (18 μm) p++ epitaxial silicon deposition at 1130°C and 30 torr is used to seal the vent holes and build up the device layer (Fig. 1c) . This is followed with the standard epi-seal process, where devices are then patterned into the p++ device layer. 2 μm of oxide is deposited over the trenches (Fig. 1d) , electrical contact holes are etched into the oxide. A first epitaxial polysilicon cap (5 μm) is put on, and after etching vents (⌀ 0.8 μm) (Fig. 1e) and releasing the oxide around the device, a second thick layer of polysilicon (20 μm) is deposited (Fig. 1f ). Electrical contacts vias are then patterned in the cap, and the cavity pressure is lowered to <1 Pa by diffusing residual hydrogen out of the cavity (Fig. 1g) . The device layer resistivity was measured post-process to be 0.739 mΩ-cm.
45°-view SEM images of the top and bottom surfaces of the encapsulated device (Fig. 2) show no traces of the etched devicelayer vent holes in Fig. 1b . Surface roughness is observed, especially on the top surface of the device and is likely a result of the silicon deposition through the vent holes during the sealing of the cap (Fig. 1f) .
RESULTS

Quality factors
Fundamental and higher order Lamé-mode resonators oriented in the <100> and <110> directions, with and without device-layer etch holes (⌀ 2 μm), were characterized in linear operation and are summarized in Table 1 . For higher order modes, pull-in (PI) electrodes [10] were used to narrow the transduction gap to reduce the bias voltage required for operation. Frequency sweeps were performed using an Agilent 8753ES network analyzer at room temperature (~24°C), and f-Q products of between 1e13 and 2e13 Hz were consistently observed for the resonators without etch holes. A frequency sweep of the 4 th order Lamé mode is shown in Fig. 3 . This f-Q of 2.0e13 Hz is about three times as high as achieved in the epi-seal process with limited release areas [11] .
Temperature Compensation
It is seen that highly boron-doped Lamé resonators in the <100> and <110> directions show different frequency-temperature dependences (Fig. 4) . Notably, the <110> Lamé resonators have temperature turnover points, with smaller second order temperature coefficients of ~-22 ppb/°C 2 as compared to the typical -65 ppb/°C 2 for temperature-compensated n-type resonators [12] .
CONCLUSION
Demonstrated is a process for achieving high quality factor resonators in conjunction with temperature-compensation within an ultra-clean encapsulation process. No residual etch holes are present in the device, allowing for high quality factors. For temperature compensation, epitaxial deposition was used to achieve good control of the device boron doping. Stress effects from the high dopant concentration are mitigated by starting with a highly doped seed. Resonators with f-Q products of up to 2.0e13 Hz are demonstrated with temperature turnover points.
